



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE

United States Patent and Trademark Office

Address: COMMISSIONER FOR PATENTS

P.O. Box 1450

Alexandria, Virginia 22313-1450

www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/814,425	03/30/2004	Eric C. Samson	42P18586	5702
59796 7590 04/28/2009 INTEL CORPORATION c/o CPA Global P.O. BOX 52050 MINNEAPOLIS, MN 55402				
EXAMINER				
BAE, JI H				
ART UNIT		PAPER NUMBER		
2115				
MAIL DATE		DELIVERY MODE		
04/28/2009		PAPER		

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Office Action Summary

Application No.

10/814,425

Applicant(s)

SAMSON, ERIC C.

Examiner

JI H. BAE

Art Unit

2115

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 13 April 2009.
2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-5, 8, 9 and 11-24 is/are pending in the application.
4a) Of the above claim(s) _____ is/are withdrawn from consideration.
5) ☐ Claim(s) _____ is/are allowed.
6) ☒ Claim(s) 1-5, 8, 9 and 11-24 is/are rejected.
7) ☐ Claim(s) _____ is/are objected to.
8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
3) ☐ Information Disclosure Statement(s) (PTO-8508)
Paper No(s)/Mail Date _____
4) ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date _____
5) ☐ Notice of Informal Patent Application
6) ☐ Other: _____

DETAILED ACTION

Continued Examination Under 37 CFR 1.114

A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 13 April 2009 has been entered.

Response to Arguments

Applicant's arguments filed on 13 April 2009 have been fully considered but they are not persuasive.

The examiner acknowledges applicant's amendments, which recite that the first processor/CPU is operated at a lower clock frequency on average when performing a sequence of graphics tasks. However, the examiner submits that the amendments fail to further define over the prior art.

In the previous Office Action, the independent claims were rejected as being obvious over Lin/Deering/Luu. In particular, Luu was cited as teaching a system comprised of a CPU and a GPU, wherein the CPU issues commands to a GPU and transitions to a sleep mode while the GPU executes the commands. Once the GPU completes execution of the commands, it issues an interrupt to the CPU to awaken the sleeping CPU.

The examiner submits that it would have been obvious to reduce the frequency of the CPU's clock during the sleep modes. Clock throttling is a known method of reducing power consumption, and is typically used during sleep modes. Additionally, if the CPU clock frequency is reduced during the sleep modes (when it is awaiting completion of the graphics processing),

then the CPU's average clock frequency for the entire period (including the periods when it is generating commands for the GPU) it is communicating with the GPU is lower compared to the case when clock frequency is not lowered during the sleep mode. Therefore, lowering the clock frequency during sleep modes intrinsically lowers the average clock frequency for the entire period.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claims 1-5, 8, 9, and 11-24 are rejected under 35 U.S.C. 103(a) as being unpatentable over Deering, U.S. Patent No. 6,313,838 B1, in view of Lin et al., U.S. Patent Application Publication No. 2003/0233592 A1, in view of Luu et al., U.S. Patent no. 7,256,788 B1, in view of Bliven et al., U.S. Patent Application Publication No. 2004/0175598.

Regarding claim 1, Deering teaches:

providing a first processor of the system with a first task to perform **[host CPU, Fig. 4]**;
providing a second processor of the system with a second task to perform, wherein performance of the second task will use a result of the first task **[graphics accelerator/system, Fig. 4]**.

Deering does not teach requesting an adjustment to an operating point of one of the first and second processors.

Lin teaches:

requesting an adjustment to an operating point of a graphics processor to better manage power consumption in the electronic system, based on the time between completion of a task and its deadline **[paragraph 12, 14, 29, and 30, load-per-frame vs. time-per-frame]**.

It would have been obvious to one of ordinary skill in the art to combine the teachings of Lin with Deering by implementing the clock scaling techniques of Lin in the system of Deering. Both Lin and Deering are directed towards graphics processors with real-time demands – specifically, rendering image frames at a desired frame rate. The teachings of Lin would improve the system of Deering by allowing Deering to operate at a desired frame rate, while at the same time preventing the unnecessary consumption of power **[Lin, paragraphs 9-11]**.

Although the combination of Lin/Deering teaches the aforementioned subject matter, neither Lin nor Deering teaches the step of **signaling an interrupt to the first processor by the second processor upon completion of a second task** [claim 1 amendments].

Luu teaches a graphics processing system wherein a CPU issues a set of graphics commands to a GPU. After issuing the commands, the CPU transitions to a power saving mode while the graphics processing is carried out by the GPU. When the graphics processing is completed, the GPU sends an interrupt to the CPU to indicate that it is ready to receive additional commands **[col. 4, lines 39-49]**.

It would have been obvious to one of ordinary skill in the art to modify the combination of Lin/Deering by implementing the CPU power saving and interrupt steps taught by Luu. Lin/Deering and Luu are both directed towards power saving techniques for graphics processing systems. Lin/Deering teaches a similar configuration to Luu; specifically, both Lin/Deering and Luu teach a processor which issues commands for rendering images to a graphics processor **[Lin Fig. 3, Deering Fig. 4, Luu Fig. 2]**. Luu teaches that in such systems, power savings may be achieved by putting the CPU (which is simply waiting for acknowledgement from the graphics

processor that it is ready for additional commands) into a power saving mode. Therefore, the teachings of Luu would improve upon the combination of Lin/Deering by putting the CPU to sleep while the GPU renders the image, thus providing an additional measure of power savings.

The combination of Deering/Lin/Luu also teaches a data store for storing the result of a first task from the first processor, and that the interrupt issued by the second processor signals that additional commands may be sent to the second processor by storing them in the main memory [see **"Response to Arguments", previous office action**].

Additionally, since Deering teaches a graphics processor with at least three super-sampled sample buffers [Fig. 5, buffers 160A to 160N], Deering teaches that graphics processing is carried out according to "triple buffered graphics processing".

Although Lin/Deering/Luu teaches the method as claimed, Lin/Deering/Luu does not teach that the first processor, on average, is operated at a lower clock frequency when performing a sequence of graphics tasks.

Bliven teaches a processor that is placed in a sleep mode, and further teaches that sleep modes typically involve slowing a processor clock.

It would have been obvious to one of ordinary skill in the art to combine the teachings of Lin/Deering/Luu with Bliven by reducing the clock frequency during sleep modes as taught by Bliven. Luu teaches that the CPU transitions to a sleep mode while the GPU executes the commands provided to it by the CPU. Bliven teaches that reducing clock frequency is a known technique for reducing power consumption in sleep modes. Therefore, it would have been obvious to one of ordinary skill in the art to modify Luu to use the known methods suggested by Bliven to slow down the CPU clock while in a sleep mode in order reduce power consumption. Additionally, if the clock frequency is reduced during sleep modes, then the average clock

frequency for the CPU during the entire period it is executing graphics tasks will also be reduced.

Regarding claims 2 and 3, Lin teaches decreasing or increasing the clock frequency, depending on if the deadline was met **[paragraph 30, clock is scaled based on difference between actual frame rendering time (load-per-frame) and predetermined time-per-frame]**.

Regarding claim 4, Lin and Deering teach that the tasks related to describing and rendering images at a desired frame rate **[Deering, col. 3, lines 55-60, desirable frame rate]**.

Regarding claim 5, Lin teaches measuring the amount of time needed for the graphics processor to render a frame **[load-per-frame]**. Additionally, it would have been obvious to one of ordinary skill in the art to measure any other time period that would contribute to the graphics processor meeting its targeted frame rate.

Regarding claim 8, Lin teaches a method comprising:

providing a processor with a workload that has a real-time demand **[desired frame rate, paragraph 24 and 25]**; and

setting a processor clock frequency requirement for the processor based on a deadline margin for the real-time demand **[paragraphs 29 and 30, Fig. 4 and 6]**.

Deering teaches measuring the rendering time by measuring, for each polygon in the frame, a time between identifying each polygon to be rendered and a start time for the rendering **[identifying, col. 3, lines 61-67, rendering set-up time, col. 4, lines 30-32]**.

Luu teaches that the GPU sends an interrupt to the CPU when it has completed rendering in order to indicate that it is ready to receive additional commands **[col. 4, lines 39-49]**.

Regarding claim 9, Lin teaches that the real-time demand is a target frame rate.

Regarding claims 12 and 13, Lin teaches that the margin comprises a measurement of the time between completion of rendering an image and a start of display, and an estimate of the time needed to render and the target frame rate **[paragraph 10, 30]**.

Regarding claims 14-24, the combination of Lin/Deering/Luu teaches the method of claims 1-5, 8, 9, and 11-13. Lin/Deering/Luu also teaches the system and article of manufacture to implement the claimed method.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to JI H. BAE whose telephone number is (571)272-7181. The examiner can normally be reached on Monday-Friday, 10 am to 6:30 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Thomas Lee can be reached on 571-272-3667. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Application/Control Number: 10/814,425

Page 8

Art Unit: 2115

/JI H. BAE/

Examiner, Art Unit 2115

U.S. Patent and Trademark Office

571-272-7181

ji.bae@uspto.gov